mrg 93e94e26ec Get vdd/gnd from properties if it is defined.

2020-11-16 10:14:37 -08:00

..

and2_dec.py

…

and3_dec.py

…

and4_dec.py

…

bank_select.py

…

bank.py

…

bitcell_array.py

Rework bitcells.

2020-11-13 10:07:40 -08:00

bitcell_base_array.py

Get vdd/gnd from properties if it is defined.

2020-11-16 10:14:37 -08:00

col_cap_array.py

Fix pbitcell erros

2020-11-13 15:55:55 -08:00

column_mux_array.py

Fix various typos and errors

2020-11-13 16:04:07 -08:00

control_logic.py

Fix pbitcell erros

2020-11-13 15:55:55 -08:00

delay_chain.py

…

dff_array.py

Fix props bug again.

2020-11-13 20:35:19 -08:00

dff_buf_array.py

Fix pbitcell erros

2020-11-13 15:55:55 -08:00

dff_buf.py

Change custom cells to use set_ports setter

2020-11-14 07:15:27 -08:00

dff_inv_array.py

…

dff_inv.py

…

dummy_array.py

…

global_bitcell_array.py

…

hierarchical_decoder.py

…

hierarchical_predecode2x4.py

…

hierarchical_predecode3x8.py

…

hierarchical_predecode4x16.py

…

hierarchical_predecode.py

…

local_bitcell_array.py

…

module_type.py

…

multibank.py

…

orig_bitcell_array.py

…

port_address.py

…

port_data.py

…

precharge_array.py

Fix pbitcell erros

2020-11-13 15:55:55 -08:00

replica_bitcell_array.py

Fix pbitcell erros

2020-11-13 15:55:55 -08:00

replica_column.py

Fix various typos and errors

2020-11-13 16:04:07 -08:00

row_cap_array.py

…

sense_amp_array.py

Fix pbitcell erros

2020-11-13 15:55:55 -08:00

tri_gate_array.py

…

wordline_buffer_array.py

…

wordline_driver_array.py

…

write_driver_array.py

Fix pbitcell erros

2020-11-13 15:55:55 -08:00

write_mask_and_array.py

…