Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
8ec10cacd71b63ca31f8d19dc57a70fbc912467e
OpenRAM/technology/scn4m_subm
T
History
mrg a989ea63a0 Move magic/netgen files to tech dir
2020-07-09 11:33:14 -07:00
..
gds_lib
Added way to determine length of en pin with wmask in write_driver_array and shortened en to width of driver.
2019-08-08 15:49:23 -07:00
mag_lib
Move magic/netgen files to tech dir
2020-07-09 11:33:14 -07:00
models
Adjusted vth0 of FF and SS models in scn4m from nominal.
2019-10-07 15:26:20 -07:00
sp_lib
Remove unnecessary footer in write driver
2019-08-01 08:59:41 -07:00
sue_lib
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
tech
Move magic/netgen files to tech dir
2020-07-09 11:33:14 -07:00
tf
Add Metal3/Via3/Metal4 on right gds layers
2019-09-03 15:28:20 -07:00
__init__.py
Move DRC/LVS/PEX tools to tech file.
2019-11-29 12:01:33 -08:00
Powered by Gitea Version: 1.27.2 Page: 2660ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API