luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
8bcbf005bf4ec8777d7596f5838ed3b970557cfd
OpenRAM/compiler/modules
T
History
Hunter Nichols 8bcbf005bf Merge branch 'dev' into characterizer_bug_fixes
2020-09-04 02:25:01 -07:00
..
bank_select.py
Change inheritance inits to use super
2020-08-06 11:33:26 -07:00
bank.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
bitcell_array.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
bitcell_base_array.py
Still working on array refactor
2020-08-25 11:50:44 -07:00
col_cap_array.py
Allow replica_bitcell_array without the replica columns for local wordlines.
2020-07-27 16:22:21 -07:00
control_logic.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
delay_chain.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
dff_array.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
dff_buf_array.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
dff_buf.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
dff_inv_array.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
dff_inv.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
dummy_array.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
global_bitcell_array.py
Still working on array refactor
2020-08-25 11:50:44 -07:00
hierarchical_decoder.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
hierarchical_predecode2x4.py
Change inheritance inits to use super
2020-08-06 11:33:26 -07:00
hierarchical_predecode3x8.py
Change inheritance inits to use super
2020-08-06 11:33:26 -07:00
hierarchical_predecode4x16.py
Change inheritance inits to use super
2020-08-06 11:33:26 -07:00
hierarchical_predecode.py
Change inheritance inits to use super
2020-08-06 11:33:26 -07:00
local_bitcell_array.py
Fixed local bitcell array for single and dual port
2020-08-27 14:03:05 -07:00
module_type.py
Cleanup and rename vias.
2020-01-30 01:45:33 +00:00
multibank.py
Change inheritance inits to use super
2020-08-06 11:33:26 -07:00
port_address.py
Change inheritance inits to use super
2020-08-06 11:33:26 -07:00
port_data.py
Still working on array refactor
2020-08-25 11:50:44 -07:00
precharge_array.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
replica_bitcell_array.py
Merge branch 'dev' into characterizer_bug_fixes
2020-09-04 02:25:01 -07:00
replica_column.py
Fix disconnected replica pins
2020-08-25 14:51:49 -07:00
row_cap_array.py
Allow replica_bitcell_array without the replica columns for local wordlines.
2020-07-27 16:22:21 -07:00
sense_amp_array.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
sense_amp.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
single_level_column_mux_array.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
tri_gate_array.py
Change inheritance inits to use super
2020-08-06 11:33:26 -07:00
wordline_buffer_array.py
Replica bitcell with all the fixings
2020-08-11 15:00:29 -07:00
wordline_driver_array.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
write_driver_array.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00
write_mask_and_array.py
Removed dead code related to older characterization scheme
2020-08-27 17:30:58 -07:00