| .. |
|
base
|
Add m3m4 short hand in design class
|
2018-11-16 14:10:49 -08:00 |
|
bitcells
|
Merged with dev. Fixed merge conflict.
|
2018-11-09 17:18:19 -08:00 |
|
characterizer
|
Changed syntax in replica_bl tests, golden data to fit new values in delay tests.
|
2018-11-19 16:51:43 -08:00 |
|
datasheet
|
moved flask_table warning from sram.py to datasheet_gen.py
|
2018-10-18 09:58:19 -07:00 |
|
drc
|
Moving wide metal spacing to routing grid level
|
2018-10-15 09:59:16 -07:00 |
|
gdsMill
|
Check for single top-level structure in vlsiLayout. Don't allow dff_inv and dff_buf to have same names.
|
2018-11-16 11:48:41 -08:00 |
|
modules
|
Merge branch 'dev' into multiport_characterization
|
2018-11-19 15:42:48 -08:00 |
|
pgates
|
Separated relative delay into rise/fall.
|
2018-11-14 23:34:53 -08:00 |
|
router
|
Fix run-time bug in combine adjacent pins for supply router
|
2018-11-14 17:06:12 -08:00 |
|
tests
|
Changed syntax in replica_bl tests, golden data to fit new values in delay tests.
|
2018-11-19 16:51:43 -08:00 |
|
verify
|
Remove redundant DRC run in magic.
|
2018-11-05 13:30:42 -08:00 |
|
Makefile
|
Add Makefile for parallel test execution.
|
2018-01-22 13:39:07 -08:00 |
|
debug.py
|
Output debug warnings and errors to stderr. Clean up regress script a bit.
|
2018-07-11 09:51:28 -07:00 |
|
example_config_freepdk45.py
|
Remove options from example config files
|
2018-11-05 12:47:47 -08:00 |
|
example_config_scn4m_subm.py
|
Add magic/netgen to example config
|
2018-11-07 13:54:00 -08:00 |
|
gen_stimulus.py
|
Convert entire OpenRAM to use python3. Works with Python 3.6.
|
2018-05-14 16:15:45 -07:00 |
|
globals.py
|
Fix date/time formatting to remove fraction seconds.
|
2018-11-14 10:31:33 -08:00 |
|
openram.py
|
Merge branch 'dev' into supply_routing
|
2018-10-20 14:29:19 -07:00 |
|
options.py
|
Add new option to enable inline checks at each level of hierarchy. Default is off.
|
2018-11-13 16:51:19 -08:00 |
|
sram.py
|
Fixed merge conflicts with sram.py
|
2018-10-22 17:29:14 -07:00 |
|
sram_1bank.py
|
Move wordline driver clock line below decoder. Fix port 1 clock route DRC.
|
2018-11-15 10:30:38 -08:00 |
|
sram_2bank.py
|
Cleanup some items with new sram_config. Update unit tests accordingly.
|
2018-09-04 10:47:24 -07:00 |
|
sram_4bank.py
|
Converted all submodules to use _bit notation instead of [bit]
|
2018-10-11 09:53:08 -07:00 |
|
sram_base.py
|
Merge branch 'dev' into multiport_characterization
|
2018-11-19 15:42:48 -08:00 |
|
sram_config.py
|
Added custom 1rw+1r bitcell. Testing are currently failing.
|
2018-10-22 17:02:21 -07:00 |
8257e4fe8c