OpenRAM/compiler/bitcells
Hunter Nichols 680d7b5d93 Added special RC delay functions for the bitline and sense amp to match CACTI. Contains temporary parameters which need to be defined. 2021-08-25 16:12:05 -07:00
..
bitcell_1port.py Update copyright year. 2021-01-22 11:23:28 -08:00
bitcell_2port.py Added direction information functions to 2-port bitcell modules 2021-06-21 17:19:15 -07:00
bitcell_base.py Added special RC delay functions for the bitline and sense amp to match CACTI. Contains temporary parameters which need to be defined. 2021-08-25 16:12:05 -07:00
col_cap_bitcell_1port.py Update copyright year. 2021-01-22 11:23:28 -08:00
col_cap_bitcell_2port.py Update copyright year. 2021-01-22 11:23:28 -08:00
dummy_bitcell_1port.py Update copyright year. 2021-01-22 11:23:28 -08:00
dummy_bitcell_2port.py Update copyright year. 2021-01-22 11:23:28 -08:00
dummy_pbitcell.py Update copyright year. 2021-01-22 11:23:28 -08:00
pbitcell.py Update copyright year. 2021-01-22 11:23:28 -08:00
replica_bitcell_1port.py Update copyright year. 2021-01-22 11:23:28 -08:00
replica_bitcell_2port.py Added direction information functions to 2-port bitcell modules 2021-06-21 17:19:15 -07:00
replica_pbitcell.py Update copyright year. 2021-01-22 11:23:28 -08:00
row_cap_bitcell_1port.py Update copyright year. 2021-01-22 11:23:28 -08:00
row_cap_bitcell_2port.py Update copyright year. 2021-01-22 11:23:28 -08:00