luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
63ea1588c1015d98564a129d61472506e7267d7b
OpenRAM/compiler/modules
T
History
samuelkcrow 63ea1588c1 more consise glitch names, remove pre_sen from vertical bus, typo in glitch2 placement
2022-07-21 19:35:01 -07:00
..
__init__.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
and2_dec.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
and3_dec.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
and4_dec.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
bank_select.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
bank.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
bitcell_1port.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
bitcell_2port.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
bitcell_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
bitcell_base_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
bitcell_base.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
col_cap_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
col_cap_bitcell_1port.py
Fix syntax error for module scope in row/col caps.
2022-07-13 17:19:09 -07:00
col_cap_bitcell_2port.py
Fix syntax error for module scope in row/col caps.
2022-07-13 17:19:09 -07:00
column_decoder.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
column_mux_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
column_mux.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
control_logic_delay.py
more consise glitch names, remove pre_sen from vertical bus, typo in glitch2 placement
2022-07-21 19:35:01 -07:00
control_logic.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
delay_chain.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
dff_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
dff_buf_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
dff_buf.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
dff_inv_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
dff_inv.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
dff.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
dummy_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
dummy_bitcell_1port.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
dummy_bitcell_2port.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
dummy_pbitcell.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
global_bitcell_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
hierarchical_decoder.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
hierarchical_predecode2x4.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
hierarchical_predecode3x8.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
hierarchical_predecode4x16.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
hierarchical_predecode.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
inv_dec.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
local_bitcell_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
multi_delay_chain.py
add most functions needed for delay control logic, fix multi-delay pin order issue
2022-07-21 19:35:01 -07:00
multibank.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
nand2_dec.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
nand3_dec.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
nand4_dec.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
orig_bitcell_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pand2.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pand3.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pand4.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pbitcell.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pbuf_dec.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pbuf.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pdriver.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pgate.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pinv_dec.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pinv.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pinvbuf.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pnand2.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pnand3.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pnand4.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pnor2.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
port_address.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
port_data.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
precharge_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
precharge.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
ptristate_inv.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
ptx.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
pwrite_driver.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
replica_bitcell_1port.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
replica_bitcell_2port.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
replica_bitcell_array.py
Add fudge factor for bitcell array side rail spacings to fix DRC in freepdk45.
2022-07-20 10:27:30 -07:00
replica_column.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
replica_pbitcell.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
row_cap_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
row_cap_bitcell_1port.py
Fix syntax error for module scope in row/col caps.
2022-07-13 17:19:09 -07:00
row_cap_bitcell_2port.py
Fix syntax error for module scope in row/col caps.
2022-07-13 17:19:09 -07:00
sense_amp_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
sense_amp.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
sram_1bank.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
sram_2bank.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
sram_base.py
exclude rbl connection in sram base for delay control logic
2022-07-21 19:35:01 -07:00
sram_config.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
sram.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
tri_gate_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
tri_gate.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
wordline_buffer_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
wordline_driver_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
wordline_driver.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
write_driver_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
write_driver.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
write_mask_and_array.py
Use packages for imports.
2022-07-13 15:55:57 -07:00