luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
5cef8606b4c1c7815652b4376af2b21ffa4ffa28
OpenRAM/compiler
T
History
Matt Guthaus 5cef8606b4 Merge branch 'master' into router
2016-11-17 16:11:21 -08:00
..
characterizer
Don't converge only after a successful measurement.
2016-11-11 14:25:46 -08:00
gdsMill
Fix unit during gds read. Fix blockage and pin rounding bugs.
2016-11-17 11:24:17 -08:00
router
Adding checking of rounding and contract path to simplify route wire.
2016-11-17 13:48:27 -08:00
tests
Fix ngspice scnmos results
2016-11-15 10:13:45 -08:00
bank.py
Change layer order for add_wire
2016-11-17 14:05:50 -08:00
bitcell_array.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
bitcell.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
calibre.py
Change some debug levels. Fix ngspice test values. ix cwd warning in some tests.
2016-11-15 08:57:06 -08:00
contact.py
Merge remote-tracking branch 'bin/clean_unchanged_offset_to_vector'
2016-11-15 10:19:07 -08:00
control_logic.py
Fix error in metal stack
2016-11-17 16:04:01 -08:00
debug.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
design.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
example_config.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
geometry.py
apply vector to hierchay_layout and geometry and contact
2016-11-10 17:28:06 -08:00
globals.py
Modify banner to output temp path
2016-11-15 10:13:57 -08:00
hierarchical_decoder.py
add rotate_scale function in vector and use it everywhere
2016-11-11 14:33:19 -08:00
hierarchical_predecode2x4.py
add rotate_scale function in vector and use it everywhere
2016-11-11 14:33:19 -08:00
hierarchical_predecode3x8.py
add rotate_scale function in vector and use it everywhere
2016-11-11 14:33:19 -08:00
hierarchical_predecode.py
add rotate_scale function in vector and use it everywhere
2016-11-11 14:33:19 -08:00
hierarchy_layout.py
Merge branch 'master' into router
2016-11-17 16:11:21 -08:00
hierarchy_spice.py
Change some debug levels. Fix ngspice test values. ix cwd warning in some tests.
2016-11-15 08:57:06 -08:00
lef.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
logic_effort_dc.py
Change layer order for add_wire
2016-11-17 14:05:50 -08:00
ms_flop_array.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
ms_flop.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
nand_2.py
add rotate_scale function in vector and use it everywhere
2016-11-11 14:33:19 -08:00
nand_3.py
add rotate_scale function in vector and use it everywhere
2016-11-11 14:33:19 -08:00
nor_2.py
Change layer order for add_wire
2016-11-17 14:05:50 -08:00
openram.py
Modify banner to output temp path
2016-11-15 10:14:04 -08:00
options.py
run_pex argument is now use_pex. Each unit test must RESET its options before assertions for consistent start state.
2016-11-15 09:03:16 -08:00
path.py
Change some debug levels. Fix ngspice test values. ix cwd warning in some tests.
2016-11-15 08:57:06 -08:00
pinv.py
add rotate_scale function in vector and use it everywhere
2016-11-11 14:33:19 -08:00
precharge_array.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
precharge.py
add rotate_scale function in vector and use it everywhere
2016-11-11 14:33:19 -08:00
ptx.py
Merge remote-tracking branch 'bin/clean_unchanged_offset_to_vector'
2016-11-15 10:19:07 -08:00
replica_bitcell.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
replica_bitline.py
Change layer order for add_wire
2016-11-17 14:05:50 -08:00
sense_amp_array.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
sense_amp.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
single_level_column_mux_array.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
single_level_column_mux.py
add rotate_scale function in vector and use it everywhere
2016-11-11 14:33:19 -08:00
sram.py
Change layer order for add_wire
2016-11-17 14:05:50 -08:00
TODO
Add code for isdiff to output diff in tests when files mismatch.
2016-11-12 07:56:50 -08:00
tri_gate_array.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
tri_gate.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
utils.py
Fix unit during gds read. Fix blockage and pin rounding bugs.
2016-11-17 11:24:17 -08:00
vector.py
Fix unit during gds read. Fix blockage and pin rounding bugs.
2016-11-17 11:24:17 -08:00
verilog.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
wire.py
Change layer order for add_wire
2016-11-17 14:05:50 -08:00
wordline_driver.py
Removed import cell since cell is removed from simplified txt file
2016-11-09 12:20:52 -08:00
write_driver_array.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
write_driver.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00