Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
58e41a998fecdf10fd0d6c396086287b40f7b8f8
OpenRAM/compiler/pgates
T
History
Matt Guthaus 9e0b31d685 Make pand2 and pbuf derive pgate. Initial DRC wrong layout.
2018-11-26 16:19:18 -08:00
..
pand2.py
Make pand2 and pbuf derive pgate. Initial DRC wrong layout.
2018-11-26 16:19:18 -08:00
pbuf.py
Make pand2 and pbuf derive pgate. Initial DRC wrong layout.
2018-11-26 16:19:18 -08:00
pgate.py
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
pinv.py
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
pinvbuf.py
Add copy power pin function
2018-10-08 09:56:39 -07:00
pnand2.py
Add netlist only mode to new pgates
2018-11-26 15:29:42 -08:00
pnand3.py
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
pnor2.py
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
precharge.py
Adjust ptx positions in precharge to be under the bl rail
2018-11-09 10:26:15 -08:00
ptx.py
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
single_level_column_mux.py
Merge branch 'dev' into multiport_layout
2018-11-08 18:00:28 -08:00
Powered by Gitea Version: 1.27.2 Page: 840ms Template: 32ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API