Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
4d84731c34faa47c5eef978162508cdad383b3e9
OpenRAM/compiler/characterizer
T
History
Hunter Nichols b157fc58a1 Moved feasible period search from functional.py to tests.
2018-12-05 23:23:40 -08:00
..
__init__.py
Fix check for missing simulator type in characterizer
2018-10-25 09:08:56 -07:00
charutils.py
In delay.py, altered dummy address based on column mux. Added some hacks to make min_period work for srams with columns muxes.
2018-11-23 13:19:55 -08:00
delay.py
Fixed delay test values.
2018-12-05 00:13:23 -08:00
functional.py
Moved feasible period search from functional.py to tests.
2018-12-05 23:23:40 -08:00
lib.py
Fixed small bugs with new port index stuff and layout.
2018-11-08 17:40:22 -08:00
logical_effort.py
Changed s_en delay calculation based recent control logic changes.
2018-12-05 17:10:11 -08:00
setup_hold.py
Updating ms_flop removal.
2018-09-13 11:40:24 -07:00
simulation.py
Functional simulation uses threshold for high and low noise margins
2018-11-28 16:55:04 -08:00
stimuli.py
Fixed delay test values.
2018-12-05 00:13:23 -08:00
trim_spice.py
Fixed merge conflicts with sram.py
2018-10-22 17:29:14 -07:00
worst_case.py
Made delay.py a child of simulation.py. Removed duplicate code in delay and changed some in simulation
2018-10-09 17:44:28 -07:00
Powered by Gitea Version: 1.27.2 Page: 136ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API