| .. |
|
__init__.py
|
Verilog ROM model created for testing
|
2023-06-12 15:35:54 -07:00 |
|
channel_route.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
contact.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
delay_data.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
design.py
|
change pins to OrderedDict
|
2023-07-17 15:22:35 -07:00 |
|
errors.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
geometry.py
|
get connections from spice objects in instances
|
2023-07-18 10:50:50 -07:00 |
|
hierarchy_design.py
|
get connections from spice objects in instances
|
2023-07-18 10:50:50 -07:00 |
|
hierarchy_layout.py
|
rom base passing tests with top level routing
|
2023-03-30 11:30:50 -07:00 |
|
hierarchy_spice.py
|
get connections from spice objects in instances
|
2023-07-18 10:50:50 -07:00 |
|
lef.py
|
implement pin_spice object
|
2023-07-13 16:45:05 -07:00 |
|
logical_effort.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
net_spice.py
|
add spice nets and a way to connect them to pins
|
2023-07-14 16:18:10 -07:00 |
|
pin_layout.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
pin_spice.py
|
use pin and net objects in connect_inst
|
2023-07-17 16:04:56 -07:00 |
|
power_data.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
rom_verilog.py
|
Fixed formatting on all files
|
2023-06-14 12:28:36 -07:00 |
|
route.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
timing_graph.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
utils.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
vector.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
vector3d.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
verilog.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
wire.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
wire_path.py
|
Update copyright year
|
2023-01-28 22:56:27 -08:00 |
|
wire_spice_model.py
|
add fixme note for unit conversion
|
2023-06-28 14:05:42 -07:00 |
478c76c1ca