Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
2e353639f7dc7377a1d8ac8f4d562d6027646341
OpenRAM/compiler/bitcells
T
History
Matt Guthaus 25bc3a66ed Add far left option for contact placement in pgates.
2019-04-17 13:41:35 -07:00
..
bitcell_1rw_1r.py
Adjusted bitcell analytical delays for multiport cells.
2019-04-09 02:49:52 -07:00
bitcell_1w_1r.py
Adjusted bitcell analytical delays for multiport cells.
2019-04-09 02:49:52 -07:00
bitcell.py
Added analyical model test which compares measured delay to model delay.
2019-04-03 16:26:20 -07:00
pbitcell.py
Add far left option for contact placement in pgates.
2019-04-17 13:41:35 -07:00
replica_bitcell_1rw_1r.py
First draft of sram_factory code
2019-01-16 16:15:38 -08:00
replica_bitcell_1w_1r.py
Copy 1rw/1r cell to 1w/1r.
2019-02-24 09:54:45 -08:00
replica_bitcell.py
First draft of sram_factory code
2019-01-16 16:15:38 -08:00
replica_pbitcell.py
Add far left option for contact placement in pgates.
2019-04-17 13:41:35 -07:00
Powered by Gitea Version: 1.27.2 Page: 61ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API