OpenRAM/compiler/bitcells
Matt Guthaus 25bc3a66ed Add far left option for contact placement in pgates. 2019-04-17 13:41:35 -07:00
..
bitcell.py Added analyical model test which compares measured delay to model delay. 2019-04-03 16:26:20 -07:00
bitcell_1rw_1r.py Adjusted bitcell analytical delays for multiport cells. 2019-04-09 02:49:52 -07:00
bitcell_1w_1r.py Adjusted bitcell analytical delays for multiport cells. 2019-04-09 02:49:52 -07:00
pbitcell.py Add far left option for contact placement in pgates. 2019-04-17 13:41:35 -07:00
replica_bitcell.py First draft of sram_factory code 2019-01-16 16:15:38 -08:00
replica_bitcell_1rw_1r.py First draft of sram_factory code 2019-01-16 16:15:38 -08:00
replica_bitcell_1w_1r.py Copy 1rw/1r cell to 1w/1r. 2019-02-24 09:54:45 -08:00
replica_pbitcell.py Add far left option for contact placement in pgates. 2019-04-17 13:41:35 -07:00