| .. |
|
pand2.py
|
Thin-cell decoder changes.
|
2020-05-29 10:36:07 -07:00 |
|
pand3.py
|
Vertical gates need both well contacts.
|
2020-05-13 16:54:35 -07:00 |
|
pbuf.py
|
Add no well option. Add stack gates vertical option.
|
2020-05-11 16:22:08 -07:00 |
|
pdriver.py
|
Thin-cell decoder changes.
|
2020-05-29 10:36:07 -07:00 |
|
pgate.py
|
Merge branch 'dev' of github.com:VLSIDA/PrivateRAM into dev
|
2020-06-25 08:57:37 -07:00 |
|
pinv.py
|
add missing parens
|
2020-06-25 08:02:08 -07:00 |
|
pinv_dec.py
|
Fix netlist_only in sky130
|
2020-07-13 14:59:31 -07:00 |
|
pinvbuf.py
|
Fix pinvbuf layers
|
2020-06-09 17:16:35 -07:00 |
|
pnand2.py
|
use add_enclosure for npc contacts
|
2020-06-24 11:55:44 -07:00 |
|
pnand3.py
|
use add_enclosure for npc contacts
|
2020-06-24 11:55:44 -07:00 |
|
pnor2.py
|
use add_enclosure for npc contacts
|
2020-06-24 11:55:44 -07:00 |
|
precharge.py
|
Simplify precharge pin layer
|
2020-06-27 08:22:16 -07:00 |
|
ptristate_inv.py
|
Changes to simplify metal preferred directions and pitches.
|
2020-05-10 11:32:45 -07:00 |
|
ptx.py
|
Fix netlist_only in sky130
|
2020-07-13 14:59:31 -07:00 |
|
pwrite_driver.py
|
Modifications for min area metal.
|
2020-06-30 15:07:34 -07:00 |
|
single_level_column_mux.py
|
Fix netlist_only in sky130
|
2020-07-13 14:59:31 -07:00 |
|
wordline_driver.py
|
Change s8 to sky130
|
2020-06-12 14:23:26 -07:00 |
2b7d89d2c1