Matt Guthaus 143e4ed7f9 Change hierchical decoder output order to match changes to netlist.

2018-11-28 14:09:45 -08:00

..

base

Use grid furthest from blockages when blocked pin. Enclose multiple connectors.

2018-11-19 17:32:55 -08:00

bitcells

Merge branch 'dev' into multiport_layout

2018-11-08 18:00:28 -08:00

characterizer

Fixed small bugs with new port index stuff and layout.

2018-11-08 17:40:22 -08:00

datasheet

moved flask_table warning from sram.py to datasheet_gen.py

2018-10-18 09:58:19 -07:00

drc

Moving wide metal spacing to routing grid level

2018-10-15 09:59:16 -07:00

gdsMill

Check for single top-level structure in vlsiLayout. Don't allow dff_inv and dff_buf to have same names.

2018-11-16 11:48:41 -08:00

modules

Change hierchical decoder output order to match changes to netlist.

2018-11-28 14:09:45 -08:00

pgates

pgate inputs and outputs are all on M1 for flexible via placement when using gates.

2018-11-28 12:42:29 -08:00

router

Use grid furthest from blockages when blocked pin. Enclose multiple connectors.

2018-11-19 17:32:55 -08:00

tests

Remove dff_inv since we can just use dff_buf

2018-11-28 10:42:22 -08:00

verify

Remove redundant DRC run in magic.

2018-11-05 13:30:42 -08:00

debug.py

…

example_config_freepdk45.py

Remove options from example config files

2018-11-05 12:47:47 -08:00

example_config_scn4m_subm.py

Revert to 5V example until we fix spice models in scn4m_subm

2018-11-27 14:17:06 -08:00

gen_stimulus.py

…

globals.py

Fix date/time formatting to remove fraction seconds.

2018-11-14 10:31:33 -08:00

Makefile

…

openram.py

Merge branch 'dev' into supply_routing

2018-10-20 14:29:19 -07:00

options.py

Add wl_en

2018-11-26 18:00:59 -08:00

sram_1bank.py

Use array ur instead of bank ur to pace row addr dff

2018-11-19 08:41:26 -08:00

sram_2bank.py

Cleanup some items with new sram_config. Update unit tests accordingly.

2018-09-04 10:47:24 -07:00

sram_4bank.py

Converted all submodules to use _bit notation instead of [bit]

2018-10-11 09:53:08 -07:00

sram_base.py

Fix p_en_bar at top level. Change default scn4m period to 10ns.

2018-11-27 14:44:55 -08:00

sram_config.py

Added custom 1rw+1r bitcell. Testing are currently failing.

2018-10-22 17:02:21 -07:00

sram.py

Fixed merge conflicts with sram.py

2018-10-22 17:29:14 -07:00