luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-02 11:08:01 +02:00
Code Issues Packages Projects Releases Wiki Activity
170 Commits 5 Branches 63 Tags
d20ea65923e0cdb2c4d35cb5519bfaad3d7c5f43
Commit Graph
8 Commits
Author SHA1 Message Date
Matt Guthaus 34e180b901 Analytical delay model from Bin Wu. Unit test not passing. 2017-05-30 12:50:07 -07:00
Matt Guthaus 7e16bf37df Add code for isdiff to output diff in tests when files mismatch. 2016-11-12 07:56:50 -08:00
Matt Guthaus b9ad65c1de TODO for make characterizer a module 2016-11-11 13:09:26 -08:00
Matt Guthaus 3f879c69c8 Add TODO to convert lib to negative edge for data 2016-11-11 10:04:27 -08:00
Matt Guthaus 868f97caaa Add optimize inverter TODO 2016-11-10 11:07:14 -08:00
Matt Guthaus e1c3d77a5d Removed import cell since cell is removed from simplified txt file 2016-11-09 12:20:52 -08:00
Matt Guthaus 1fdb0ba5fc Update TODO list 2016-11-09 11:38:36 -08:00
Matt Guthaus f48272bde6 RELEASE 1.0 2016-11-08 09:57:35 -08:00