mrg
d92c7a634d
Use packages for imports.
...
Must set PYTHONPATH to include OPENRAM_HOME now.
Reorganizes subdirs as packages.
Rewrites unit tests to use packages.
Update README.md with instructions, dependencies etc.
Update sky130 module imports.
Change tech specific package from modules to custom.
2022-07-13 15:55:57 -07:00
Jesse Cirimelli-Low
98fe4c74a4
colend fixes in progress
2022-06-15 22:34:21 -07:00
mrg
25fa0a8de3
Fix missing cell syntax error.
2022-05-19 14:53:17 -07:00
mrg
bdd334bce9
Add layer and directions to pbitcell
2022-05-16 16:11:13 -07:00
mrg
64f2f90664
Rework replica_bitcell_array supplies
...
Uses layer and direction preferences in tech file.
Places straps on left/right or top/bottom.
2022-04-19 08:50:11 -07:00
Jesse Cirimelli-Low
8d9166a01b
only rba lvs errors is colend body extraction
2021-12-29 12:43:02 -08:00
Jesse Cirimelli-Low
9e85d17fbe
merge rbc lvs fixes
2021-12-23 21:21:10 -08:00
mrg
02364c6cdf
Add klayout option in config. No tool specific LVS libs
2021-12-17 10:29:17 -08:00
Jesse Cirimelli-Low
8879820af4
replica col lvs fix
2021-12-15 14:19:52 -08:00
mrg
fa2232fc11
Initial commit of sky130 config files
2021-10-04 15:16:28 -07:00