luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity
519 Commits 5 Branches 63 Tags
0f721a3d40032a7d7d1affc94de8dcdd957d1ad6
Commit Graph
3 Commits
Author SHA1 Message Date
mguthaus 44d85ecb94 First set of IP library components. Some DRC/LVS errors exist. Some timing characterization errors exist. Logs included with errors. 2018-02-25 11:16:01 -08:00
mguthaus a164a14b3f Add a bunch of config files 2018-02-23 15:27:18 -08:00
mguthaus 2245ecffa0 Add SCMOS library file generation. 2018-02-12 13:18:14 -08:00