mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-30 01:48:33 +02:00
Remove split_wl
This commit is contained in:
@@ -32,9 +32,8 @@ class _mirror_axis:
|
||||
self.y = y
|
||||
|
||||
class _bitcell:
|
||||
def __init__(self, mirror, split_wl, cell_s8_6t, cell_6t, cell_1rw1r, cell_1w1r):
|
||||
def __init__(self, mirror, cell_s8_6t, cell_6t, cell_1rw1r, cell_1w1r):
|
||||
self.mirror = mirror
|
||||
self.split_wl = split_wl
|
||||
self._s8_6t = cell_s8_6t
|
||||
self._6t = cell_6t
|
||||
self._1rw1r = cell_1rw1r
|
||||
@@ -43,8 +42,8 @@ class _bitcell:
|
||||
def _default():
|
||||
axis = _mirror_axis(True, False)
|
||||
|
||||
cell_s8_6t = _cell({'bl' : 'bl0',
|
||||
'br' : 'bl1',
|
||||
cell_s8_6t = _cell({'bl' : 'bl',
|
||||
'br' : 'br',
|
||||
'wl': 'wl'})
|
||||
|
||||
cell_6t = _cell({'bl' : 'bl',
|
||||
@@ -69,7 +68,6 @@ class _bitcell:
|
||||
cell_6t=cell_6t,
|
||||
cell_1rw1r=cell_1rw1r,
|
||||
cell_1w1r=cell_1w1r,
|
||||
split_wl = [],
|
||||
mirror=axis)
|
||||
|
||||
@property
|
||||
|
||||
Reference in New Issue
Block a user