luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

start of adding additional granularity to 1port col caps

Browse Source
This commit is contained in:
jcirimel
2020-11-23 06:55:47 -08:00
parent 5ee3f4cc66
commit f40e5f6dba
2 changed files with 16 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/gdsMill/gdsMill/vlsiLayout.py
+1 -1
View File
@@ -600,7 +600,7 @@ class VlsiLayout:
shapes = self.getAllShapes(lpp)
if len(shapes) != 1:
debug.warning("More than one boundary found in cell: {}".format(structure))
debug.warning("More than one or no boundaries found in cell: {}".format(structure))
debug.check(len(shapes) != 0,
"Error: "+str(structure)+".cell_size information not found yet")
max_boundary = None