luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-31 18:25:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

fix placement bug for cap cells including wrong height from replica array

Browse Source
This commit is contained in:
samuelkcrow
2023-01-24 11:07:52 -08:00
parent 5573c6b241
commit ebe163c57e
2 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/replica_bitcell_array.py
+1 -1
View File
@@ -255,7 +255,7 @@ class replica_bitcell_array(bitcell_base_array):
self.route_supplies()
self.height = (len(self.rbls) + self.row_size) * self.cell.height
self.height = (len(self.rbl) + self.row_size) * self.cell.height
self.width = (len(self.rbls) + self.column_size) * self.cell.width
self.add_boundary()