luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 16:31:08 +02:00
Code Issues Packages Projects Releases Wiki Activity

Make pinvbuf have unique names for GDS compliance.

Browse Source 
Add back gating of w_en since write should happen in second half
or else we will have write and precharge simultaneously active.
This commit is contained in:
Matt Guthaus
2018-07-26 11:40:40 -07:00
parent 00a87d57ab
commit e827c1b8c7
2 changed files with 10 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/control_logic.py
+5 -5
View File
@@ -349,12 +349,12 @@ class control_logic(design.design):
# input: WE, CS output: w_en_bar
w_en_bar_offset = vector(x_off, y_off)
self.w_en_bar_inst=self.add_inst(name="nand2_w_en_bar",
mod=self.nand2,
self.w_en_bar_inst=self.add_inst(name="nand3_w_en_bar",
mod=self.nand3,
offset=w_en_bar_offset,
mirror=mirror)
self.connect_inst(["cs", "we", "w_en_bar", "vdd", "gnd"])
x_off += self.nand2.width
self.connect_inst(["clk_buf_bar", "cs", "we", "w_en_bar", "vdd", "gnd"])
x_off += self.nand3.width
# input: w_en_bar, output: pre_w_en
pre_w_en_offset = vector(x_off, y_off)
@@ -460,7 +460,7 @@ class control_logic(design.design):
def route_wen(self):
wen_map = zip(["A", "B"], ["cs", "we"])
wen_map = zip(["A", "B", "C"], ["clk_buf_bar", "cs", "we"])
self.connect_vertical_bus(wen_map, self.w_en_bar_inst, self.rail_offsets)
# Connect the NAND3 output to the inverter