mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-29 01:24:39 +02:00
Bitcell and bitcell array can be named the same.
This commit is contained in:
@@ -36,6 +36,8 @@ class hierarchy_design(hierarchy_spice.spice, hierarchy_layout.layout):
|
||||
# aren't unique
|
||||
ok_list = ['contact',
|
||||
'ptx',
|
||||
'pbitcell',
|
||||
'bitcell',
|
||||
'sram',
|
||||
'hierarchical_predecode2x4',
|
||||
'hierarchical_predecode3x8']
|
||||
|
||||
Reference in New Issue
Block a user