luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-07 11:21:14 +02:00
Code Issues Packages Projects Releases Wiki Activity

Disable perimeter pins for now

Browse Source
This commit is contained in:
mrg
2020-11-03 13:35:34 -08:00
parent a128e0501e 1de545fc8e
commit d209e8d9a3
124 changed files with 162 additions and 201 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/example_configs/riscv-sky130-1kbyte.py
+1 -1
View File
@@ -13,7 +13,7 @@ nominal_corner_only = True
route_supplies = True
check_lvsdrc = True
perimeter_pins = True
perimeter_pins = False
#netlist_only = True
#analytical_delay = False
output_path = "macros/sram_1rw1r_{0}_{1}_{2}_{3}".format(word_size,
compiler/example_configs/riscv-sky130-2kbyte.py
+1 -1
View File
@@ -13,7 +13,7 @@ nominal_corner_only = True
route_supplies = True
check_lvsdrc = True
perimeter_pins = True
perimeter_pins = False
#netlist_only = True
#analytical_delay = False
output_path = "macros/sram_1rw1r_{0}_{1}_{2}_{3}".format(word_size,
compiler/example_configs/riscv-sky130-4kbyte.py
+1 -1
View File
@@ -13,7 +13,7 @@ nominal_corner_only = True
route_supplies = True
check_lvsdrc = True
perimeter_pins = True
perimeter_pins = False
#netlist_only = True
#analytical_delay = False
output_path = "macros/sram_1rw1r_{0}_{1}_{2}_{3}".format(word_size,