luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

merge sky130_dummy_array

This commit is contained in:
Jesse Cirimelli-Low 2021-12-22 16:00:59 -08:00
parent de60a1c38a
commit cf8c486cea
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
technology/sky130/modules/sky130_dummy_array.py
View File

@ -94,7 +94,7 @@ class sky130_dummy_array(sky130_bitcell_base_array):
self.add_inst(name="row_{}_col_{}_wlstrap".format(row, col),
mod=self.strap3)
alternate_strap = 1
self.connect_inst(self.get_strap_pins(row, col, name))
self.connect_inst(self.get_strap_pins(row, col))
if alternate_bitcell == 0:
alternate_bitcell = 1
else:
@ -103,11 +103,11 @@ class sky130_dummy_array(sky130_bitcell_base_array):
def add_pins(self):
# bitline pins are not added because they are floating
for bl_name in self.get_bitline_names():
self.add_pin(bl_name, "INOUT")
for wl_name in self.get_wordline_names():
self.add_pin(wl_name, "INPUT")
for bl in range(self.column_size):
self.add_pin("dummy_bl_{}".format(bl))
self.add_pin("dummy_br_{}".format(bl))
self.add_pin("vdd", "POWER")
self.add_pin("gnd", "GROUND")