luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-06 17:35:28 +02:00
Code Issues Packages Projects Releases Wiki Activity

Convert bitcells to 1port and 2port

Browse Source
This commit is contained in:
mrg
2020-11-13 08:09:21 -08:00
parent 198c0faf85
commit cf63499e76
38 changed files with 113 additions and 164 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/base/custom_cell_properties.py
+2 -7
View File
@@ -48,7 +48,7 @@ class _pgate:
class _bitcell:
def __init__(self, mirror, cell_s8_6t, cell_6t, cell_1rw1r, cell_1w1r):
def __init__(self, mirror, cell_6t, cell_1rw1r, cell_1w1r):
self.mirror = mirror
self._6t = cell_6t
self._1rw1r = cell_1rw1r
@@ -75,16 +75,11 @@ class _bitcell:
'wl0': 'wl0',
'wl1': 'wl1'})
return _bitcell(cell_s8_6t=cell_s8_6t,
cell_6t=cell_6t,
return _bitcell(cell_6t=cell_6t,
cell_1rw1r=cell_1rw1r,
cell_1w1r=cell_1w1r,
mirror=axis)
@property
def cell_s8_6t(self):
return self._s8_6t
@property
def cell_6t(self):
return self._6t