luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix typos

Browse Source
This commit is contained in:
mrg
2020-11-24 10:35:14 -08:00
parent d2bc7340ed
commit cdcd115cec
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/base/custom_cell_properties.py
+2 -2
View File
@@ -220,8 +220,8 @@ class cell_properties():
self._col_cap_1port_strap_ground = _cell(["gnd"],
["GROUND"])
self._row_cap_1port_cell = _cell(['vdd]'],
['POWRER'])
self._row_cap_1port_cell = _cell(['vdd'],
['POWER'])
self._row_cap_1port = _bitcell(["wl", "gnd"],
["INPUT", "POWER", "GROUND"])