luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

finish col cap start row cap

This commit is contained in:
jcirimel 2020-11-24 03:02:55 -08:00
parent f40e5f6dba
commit d2bc7340ed
1 changed files with 17 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
compiler/base/custom_cell_properties.py
View File

@ -214,9 +214,14 @@ class cell_properties():
self._col_cap_1port_bitcell = _cell(["bl", "br", "vdd", "gnd"],
["OUTPUT", "OUTPUT", "POWER", "GROUND"])
self._col_cap_1port_strap = _cell(["vdd", "gnd"],
["POWER", "GROUND"])
self._col_cap_1port_strap_power = _cell(["vdd"],
["POWER"])
self._col_cap_1port_strap_ground = _cell(["gnd"],
["GROUND"])
self._row_cap_1port_cell = _cell(['vdd]'],
['POWRER'])
self._row_cap_1port = _bitcell(["wl", "gnd"],
["INPUT", "POWER", "GROUND"])
@ -280,8 +285,16 @@ class cell_properties():
return self._col_cap_1port_bitcell
@property
def col_cap_1port_strap(self):
return self._col_cap_1port_strap
def col_cap_1port_strap_power(self):
return self._col_cap_1port_strap_power
@property
def col_cap_1port_strap_ground(self):
return self._col_cap_1port_strap_ground
@property
def row_cap_1port_cell(self):
return self._row_cap_1port_cell
@property
def row_cap_1port(self):