luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-01 10:39:35 +02:00
Code Issues Packages Projects Releases Wiki Activity

change power ring spacing from magic numbers to drc based

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2026-05-07 14:18:58 -07:00
parent e7829cf641
commit c3987f2537
4 changed files with 24 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/replica_column.py
+3 -3
View File
@@ -108,14 +108,14 @@ class replica_column(bitcell_base_array):
current_row += 1
if self.cell.mirror.y:
if not self.cell.mirror.y or self.column_offset % 2 == 0:
for row in range(self.total_size):
if self.column_offset % 2 == 0:
if core_block[row][0].mirror=='MY':
core_block[row][0].mirror=''
else:
elif core_block[row][0].mirror=='XY':
core_block[row][0].mirror='MX'
self.pattern = pattern(self, "bitcell_array", core_block, num_rows=self.total_size, num_cols=self.column_size, name_template="rbc_r{0}_c{1}")
self.pattern.connect_array()