mirror of https://github.com/VLSIDA/OpenRAM.git
Moved spice path to technology setup files instead of tech file itself.
This commit is contained in:
parent
04949e093d
commit
b51c124810
|
|
@ -252,10 +252,9 @@ drc["metal10_enclosure_via9"] = 0
|
||||||
spice = {}
|
spice = {}
|
||||||
spice["nmos"] = "nmos_vtg"
|
spice["nmos"] = "nmos_vtg"
|
||||||
spice["pmos"] = "pmos_vtg"
|
spice["pmos"] = "pmos_vtg"
|
||||||
spice["fet_models"] = ["/mada/software/techfiles/FreePDK45-1.4/ncsu_basekit/models/hspice/tran_models/models_nom/NMOS_VTG.inc",
|
SPICE_MODEL_DIR=os.environ.get("SPICE_MODEL_DIR")
|
||||||
"/mada/software/techfiles/FreePDK45-1.4/ncsu_basekit/models/hspice/tran_models/models_nom/PMOS_VTG.inc"]
|
spice["fet_models"] = [SPICE_MODEL_DIR+"/NMOS_VTG.inc",
|
||||||
#spice["nmos_model"] = "/import/comet1/Freepdk/ncsu_basekit/models/hspice/tran_models/models_nom/NMOS_VTG.inc"
|
SPICE_MODEL_DIR+"/PMOS_VTG.inc"]
|
||||||
#spice["pmos_model"] = "/import/comet1/Freepdk/ncsu_basekit/models/hspice/tran_models/models_nom/PMOS_VTG.inc"
|
|
||||||
|
|
||||||
#spice stimulus related variables
|
#spice stimulus related variables
|
||||||
spice["clock_period"] = 2.0
|
spice["clock_period"] = 2.0
|
||||||
|
|
|
||||||
|
|
@ -172,7 +172,7 @@ drc["minarea_metal3"] = 0
|
||||||
spice={}
|
spice={}
|
||||||
spice["nmos"]="n"
|
spice["nmos"]="n"
|
||||||
spice["pmos"]="p"
|
spice["pmos"]="p"
|
||||||
spice["fet_models"] = ["/mada/software/techfiles/scn3me_subm/on_c5n.sp"]
|
spice["fet_models"] = [os.environ.get("SPICE_MODEL_DIR")+"/on_c5n.sp"]
|
||||||
|
|
||||||
#spice stimulus related variables
|
#spice stimulus related variables
|
||||||
spice["clock_period"] = 10.0
|
spice["clock_period"] = 10.0
|
||||||
|
|
|
||||||
|
|
@ -22,8 +22,9 @@ os.environ["MGC_TMPDIR"] = "/tmp"
|
||||||
###########################
|
###########################
|
||||||
#OpenRAM Paths
|
#OpenRAM Paths
|
||||||
|
|
||||||
DRCLVS_HOME= "$FREEPDK45/ncsu_basekit/techfile/calibre"
|
DRCLVS_HOME= PDK_DIR+"/ncsu_basekit/techfile/calibre"
|
||||||
os.environ["DRCLVS_HOME"] = DRCLVS_HOME
|
os.environ["DRCLVS_HOME"] = DRCLVS_HOME
|
||||||
|
os.environ["SPICE_MODEL_DIR"] = PDK_DIR+"/ncsu_basekit/models/hspice/tran_models/models_nom"
|
||||||
|
|
||||||
##########################
|
##########################
|
||||||
#Paths required for OPENRAM to function
|
#Paths required for OPENRAM to function
|
||||||
|
|
|
||||||
|
|
@ -22,6 +22,7 @@ os.environ["MGC_TMPDIR"] = "/tmp"
|
||||||
OPENRAM_TECH=os.path.abspath(os.environ.get("OPENRAM_TECH"))
|
OPENRAM_TECH=os.path.abspath(os.environ.get("OPENRAM_TECH"))
|
||||||
DRCLVS_HOME=OPENRAM_TECH+"/scn3me_subm/tech"
|
DRCLVS_HOME=OPENRAM_TECH+"/scn3me_subm/tech"
|
||||||
os.environ["DRCLVS_HOME"] = DRCLVS_HOME
|
os.environ["DRCLVS_HOME"] = DRCLVS_HOME
|
||||||
|
os.environ["SPICE_MODEL_DIR"] = "/mada/software/techfiles/scn3me_subm"
|
||||||
|
|
||||||
##########################
|
##########################
|
||||||
# Paths required for OPENRAM to function
|
# Paths required for OPENRAM to function
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue