luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-04 00:40:09 +02:00
Code Issues Packages Projects Releases Wiki Activity

Added direction information functions to 2-port bitcell modules

Browse Source
This commit is contained in:
Hunter Nichols
2021-06-21 17:19:15 -07:00
parent 131ff8bcef
commit b408a871f9
2 changed files with 10 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/bitcells/bitcell_2port.py
+5
View File
@@ -99,3 +99,8 @@ class bitcell_2port(bitcell_base.bitcell_base):
# Port 1 edges
graph.add_edge(pin_dict["wl1"], pin_dict["bl1"], self)
graph.add_edge(pin_dict["wl1"], pin_dict["br1"], self)
def is_non_inverting(self):
"""Return input to output polarity for module"""
return False
compiler/bitcells/replica_bitcell_2port.py
+5
View File
@@ -49,3 +49,8 @@ class replica_bitcell_2port(bitcell_base.bitcell_base):
# Port 1 edges
graph.add_edge(pin_dict["wl1"], pin_dict["bl1"], self)
graph.add_edge(pin_dict["wl1"], pin_dict["br1"], self)
def is_non_inverting(self):
"""Return input to output polarity for module"""
return False