mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-22 06:07:31 +02:00
remove excess newlines
This commit is contained in:
@@ -296,7 +296,6 @@ class pgate(design.design):
|
||||
else:
|
||||
debug.error("invalid tx type")
|
||||
|
||||
|
||||
bins = bins[0:bisect_left(bins, target_width) + 1]
|
||||
if len(bins) == 1:
|
||||
selected_bin = bins[0]
|
||||
@@ -331,10 +330,7 @@ class pgate(design.design):
|
||||
bins = pmos_bins[drc("minwidth_poly")]
|
||||
else:
|
||||
debug.error("invalid tx type")
|
||||
|
||||
|
||||
bins = bins[0:bisect_left(bins, target_width) + 1]
|
||||
|
||||
if len(bins) == 1:
|
||||
selected_bins = (bins[0], math.ceil(target_width / bins[0]))
|
||||
else:
|
||||
|
||||
Reference in New Issue
Block a user