luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-22 14:17:35 +02:00
Code Issues Packages Projects Releases Wiki Activity

remove excess newlines

Browse Source
This commit is contained in:
jcirimel
2020-04-18 05:42:23 -07:00
parent 85bc801689
commit add9ec7b28
1 changed files with 1 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/pgates/pgate.py
-4
View File
@@ -296,7 +296,6 @@ class pgate(design.design):
else: else:
debug.error("invalid tx type") debug.error("invalid tx type")
bins = bins[0:bisect_left(bins, target_width) + 1] bins = bins[0:bisect_left(bins, target_width) + 1]
if len(bins) == 1: if len(bins) == 1:
selected_bin = bins[0] selected_bin = bins[0]
@@ -331,10 +330,7 @@ class pgate(design.design):
bins = pmos_bins[drc("minwidth_poly")] bins = pmos_bins[drc("minwidth_poly")]
else: else:
debug.error("invalid tx type") debug.error("invalid tx type")
bins = bins[0:bisect_left(bins, target_width) + 1] bins = bins[0:bisect_left(bins, target_width) + 1]
if len(bins) == 1: if len(bins) == 1:
selected_bins = (bins[0], math.ceil(target_width / bins[0])) selected_bins = (bins[0], math.ceil(target_width / bins[0]))
else: else: