luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-01 10:39:35 +02:00
Code Issues Packages Projects Releases Wiki Activity

Added conditional sections to template

Browse Source
This commit is contained in:
Bugra Onal
2022-07-28 15:03:41 -07:00
parent c1e891b2fb
commit a87b40e1cb
4 changed files with 0 additions and 26 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/sram_1b_16_1rw_scn4m_subm.log
-2
View File
@@ -1,2 +0,0 @@
ERROR: file magic.py: line 358: sram LVS mismatch (results in /tmp/openram_bugra_12868_temp/sram.lvs.report)
compiler/tests/sram_1b_16_1rw_sky130.log
-3
View File
@@ -1,3 +0,0 @@
ERROR: file design.py: line 47: Custom cell pin names do not match spice file:
['D', 'Q', 'CLK', 'VDD', 'GND'] vs []