luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-06 17:35:28 +02:00
Code Issues Packages Projects Releases Wiki Activity

changing pbitcell_array test to include an important permutation of the design

Browse Source
This commit is contained in:
Michael Timothy Grimes
2018-07-12 23:45:47 -07:00
parent 7b315a3b69
commit a64ca423c6
1 changed files with 8 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/05_pbitcell_array_test.py
Executable → Regular
+8 -1
View File
@@ -36,10 +36,17 @@ class array_multiport_test(openram_test):
OPTS.r_ports = 0
OPTS.w_ports = 2
debug.info(2, "Testing 4x4 array for multiport bitcell, with read/write ports at the edge of the bit cell")
debug.info(2, "Testing 4x4 array for multiport bitcell, with write ports at the edge of the bit cell")
a = bitcell_array.bitcell_array(name="pbitcell_array", cols=4, rows=4)
self.local_check(a)
OPTS.rw_ports = 2
OPTS.r_ports = 0
OPTS.w_ports = 0
debug.info(2, "Testing 4x4 array for multiport bitcell, with read/write ports at the edge of the bit cell")
a = bitcell_array.bitcell_array(name="pbitcell_array", cols=4, rows=4)
self.local_check(a)
OPTS.bitcell = "bitcell"
OPTS.check_lvsdrc = True