luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add verilog_write to sram wrapper for verilog unit test

This commit is contained in:
Matt Guthaus 2018-07-19 10:05:30 -07:00
parent 3f57853969
commit 9983408fa3
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
compiler/sram.py
View File

@ -62,6 +62,9 @@ class sram():
def gds_write(self,name): def gds_write(self,name):
self.s.gds_write(name) self.s.gds_write(name)
def verilog_write(self,name):
self.s.verilog_write(name)
def save(self): def save(self):
""" Save all the output files while reporting time to do it as well. """ """ Save all the output files while reporting time to do it as well. """