luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-02 23:49:25 +02:00
Code Issues Packages Projects Releases Wiki Activity

changed control signal names in bank select to accommodate multi-port changes in bank

Browse Source
This commit is contained in:
Michael Timothy Grimes
2018-08-19 00:00:42 -07:00
parent 19ca0d6c2a
commit 8e3dc332f3
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/bank.py
+1 -1
View File
@@ -639,7 +639,7 @@ class bank(design.design):
layer=data_pin.layer,
offset=data_pin.center(),
height=data_pin.height(),
width=data_pin.width()),
width=data_pin.width())
def route_row_decoder(self):
compiler/modules/bank_select.py
+1 -1
View File
@@ -21,7 +21,7 @@ class bank_select(design.design):
# Number of control lines in the bus
self.num_control_lines = 4
# The order of the control signals on the control bus:
self.input_control_signals = ["clk_buf", "clk_buf_bar", "w_en", "s_en"]
self.input_control_signals = ["clk_buf", "clk_buf_bar", "w_en0", "s_en0"]
# These will be outputs of the gaters if this is multibank
self.control_signals = ["gated_"+str for str in self.input_control_signals]