luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 16:31:08 +02:00
Code Issues Packages Projects Releases Wiki Activity

altered precharge array and precharge unit tests to accommodate multiport

Browse Source
This commit is contained in:
Michael Timothy Grimes
2018-08-15 00:55:23 -07:00
parent 34736b7b3f
commit 8d97862f6e
3 changed files with 28 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/08_precharge_array_test.py
Executable → Regular
+16 -1
View File
@@ -24,8 +24,23 @@ class precharge_test(openram_test):
debug.info(2, "Checking 3 column precharge")
pc = precharge_array.precharge_array(columns=3)
self.local_check(pc)
debug.info(2, "Checking precharge for pbitcell")
OPTS.bitcell = "pbitcell"
OPTS.rw_ports = 2
OPTS.r_ports = 2
OPTS.w_ports = 2
pc = precharge_array.precharge_array(columns=3, BL="rwbl0", BR="rwbl_bar0")
self.local_check(pc)
pc = precharge_array.precharge_array(columns=3, BL="wbl0", BR="wbl_bar0")
self.local_check(pc)
pc = precharge_array.precharge_array(columns=3, BL="rbl0", BR="rbl_bar0")
self.local_check(pc)
globals.end_openram()
#globals.end_openram()
# instantiate a copy of the class to actually run the test