luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

altered precharge array and precharge unit tests to accommodate multiport

This commit is contained in:
Michael Timothy Grimes 2018-08-15 00:55:23 -07:00
parent 34736b7b3f
commit 8d97862f6e
3 changed files with 28 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
compiler/modules/precharge_array.py
View File

@ -11,13 +11,15 @@ class precharge_array(design.design):
of bit line columns, height is the height of the bit-cell array.
"""
def __init__(self, columns, size=1):
def __init__(self, columns, size=1, BL="bl", BR="br"):
design.design.__init__(self, "precharge_array")
debug.info(1, "Creating {0}".format(self.name))
self.columns = columns
self.BL = BL
self.BR = BR
self.pc_cell = precharge(name="precharge", size=size)
self.pc_cell = precharge(name="precharge", size=size, BL=self.BL, BR=self.BR)
self.add_mod(self.pc_cell)
self.width = self.columns * self.pc_cell.width
@ -30,8 +32,8 @@ class precharge_array(design.design):
def add_pins(self):
"""Adds pins for spice file"""
for i in range(self.columns):
self.add_pin("bl[{0}]".format(i))
self.add_pin("br[{0}]".format(i))
self.add_pin(self.BL+"[{0}]".format(i))
self.add_pin(self.BR+"[{0}]".format(i))
self.add_pin("en")
self.add_pin("vdd")
@ -64,15 +66,15 @@ class precharge_array(design.design):
offset=offset)
self.local_insts.append(inst)
self.connect_inst(["bl[{0}]".format(i), "br[{0}]".format(i), "en", "vdd"])
bl_pin = inst.get_pin("bl")
self.add_layout_pin(text="bl[{0}]".format(i),
self.connect_inst([self.BL+"[{0}]".format(i), self.BR+"[{0}]".format(i), "en", "vdd"])
bl_pin = inst.get_pin(self.BL)
self.add_layout_pin(text=self.BL+"[{0}]".format(i),
layer="metal2",
offset=bl_pin.ll(),
width=drc["minwidth_metal2"],
height=bl_pin.height())
br_pin = inst.get_pin("br")
self.add_layout_pin(text="br[{0}]".format(i),
br_pin = inst.get_pin(self.BR)
self.add_layout_pin(text=self.BR+"[{0}]".format(i),
layer="metal2",
offset=br_pin.ll(),
width=drc["minwidth_metal2"],

2
compiler/tests/04_precharge_test.py
View File

@ -39,7 +39,7 @@ class precharge_test(openram_test):
tx = precharge.precharge(name="precharge_driver", size=1, BL="rbl0", BR="rbl_bar0")
self.local_check(tx)
#globals.end_openram()
globals.end_openram()
# instantiate a copy of the class to actually run the test
if __name__ == "__main__":

17
compiler/tests/08_precharge_array_test.py Executable file → Normal file
View File

@ -24,8 +24,23 @@ class precharge_test(openram_test):
debug.info(2, "Checking 3 column precharge")
pc = precharge_array.precharge_array(columns=3)
self.local_check(pc)
debug.info(2, "Checking precharge for pbitcell")
OPTS.bitcell = "pbitcell"
OPTS.rw_ports = 2
OPTS.r_ports = 2
OPTS.w_ports = 2
pc = precharge_array.precharge_array(columns=3, BL="rwbl0", BR="rwbl_bar0")
self.local_check(pc)
pc = precharge_array.precharge_array(columns=3, BL="wbl0", BR="wbl_bar0")
self.local_check(pc)
pc = precharge_array.precharge_array(columns=3, BL="rbl0", BR="rbl_bar0")
self.local_check(pc)
globals.end_openram()
#globals.end_openram()
# instantiate a copy of the class to actually run the test