mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-29 17:39:02 +02:00
PEP8 and small fix
This commit is contained in:
@@ -28,7 +28,7 @@ class design(hierarchy_design):
|
||||
# depending on the number of ports.
|
||||
|
||||
if name in props.names:
|
||||
if isinstance(name , list):
|
||||
if type(name) is list:
|
||||
num_ports = OPTS.num_rw_ports + OPTS.num_r_ports + OPTS.num_w_ports
|
||||
cell_name = props.names[name][num_ports]
|
||||
else:
|
||||
|
||||
Reference in New Issue
Block a user