luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 08:27:11 +02:00
Code Issues Packages Projects Releases Wiki Activity

merge in wlbuf and begin work on 32kb memory

Browse Source
This commit is contained in:
jcirimel
2020-10-06 05:03:59 -07:00
parent 7cbf456a4f 5246d0a93b
commit 888646cdf9
91 changed files with 2950 additions and 2527 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/hierarchical_decoder.py
+2 -10
View File
@@ -55,9 +55,9 @@ class hierarchical_decoder(design.design):
self.route_decoder_bus()
self.route_vdd_gnd()
self.offset_all_coordinates()
self.offset_x_coordinates()
self.width = self.and_inst[0].rx() + self.m1_space
self.width = self.and_inst[0].rx() + 0.5 * self.m1_width
self.add_boundary()
self.DRC_LVS()
@@ -609,11 +609,3 @@ class hierarchical_decoder(design.design):
to_layer=self.output_layer,
offset=rail_pos,
directions=self.bus_directions)
def input_load(self):
if self.determine_predecodes(self.num_inputs)[1]==0:
pre = self.pre2_4
else:
pre = self.pre3_8
return pre.input_load()