luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity

various refactor changes

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2023-08-28 12:31:55 -07:00
parent ba51149dce
commit 8794070ebc
6 changed files with 81 additions and 24 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/capped_replica_bitcell_array.py
+4 -1
View File
@@ -204,10 +204,12 @@ class capped_replica_bitcell_array(bitcell_base_array):
self.add_end_caps()
ll=vector(min([x.lx() for x in self.insts]),min([y.by() for y in self.insts]))
self.translate_all(ll)
self.width = max([x.rx() for x in self.insts]) - min([x.lx() for x in self.insts])
self.height = max([x.uy() for x in self.insts]) - min([y.by() for y in self.insts])
self.add_layout_pins()
self.route_supplies()
@@ -219,6 +221,7 @@ class capped_replica_bitcell_array(bitcell_base_array):
self.translate_all(ll)
self.add_layout_pins()
self.add_boundary()
self.DRC_LVS()