luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity

Placed wmask dff and added connections for wmask pins.

Browse Source
This commit is contained in:
jsowash
2019-08-14 11:45:22 -07:00
parent 0d7170eb95
commit 858fbb062d
3 changed files with 139 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/bank.py
+21 -3
View File
@@ -121,7 +121,7 @@ class bank(design.design):
self.route_column_address_lines(port)
self.route_control_lines(port)
if self.num_banks > 1:
self.route_bank_select(port)
self.route_bank_select(port)
self.route_supplies()
@@ -700,6 +700,15 @@ class bank(design.design):
offset=data_pin.center(),
height=data_pin.height(),
width=data_pin.width())
#
# if self.word_size is not None:
# for bit in range(self.num_wmasks):
# wmask_pin = self.port_data_inst[port].get_pin("bank_wmask_{0}".format(bit))
# self.add_layout_pin_rect_center(text="bank_wmask{0}_{1}".format(port, bit),
# layer=wmask_pin.layer,
# offset=wmask_pin.center(),
# height=wmask_pin.height(),
# width=wmask_pin.width())
def route_port_address_in(self, port):
@@ -711,8 +720,9 @@ class bank(design.design):
decoder_name = "addr_{}".format(row)
addr_name = "addr{0}_{1}".format(port,addr_idx)
self.copy_layout_pin(self.port_address_inst[port], decoder_name, addr_name)
def route_port_data_in(self, port):
""" Connecting port data in """
@@ -720,6 +730,14 @@ class bank(design.design):
data_name = "din_{}".format(row)
din_name = "din{0}_{1}".format(port,row)
self.copy_layout_pin(self.port_data_inst[port], data_name, din_name)
if self.word_size is not None:
for row in range(self.num_wmasks):
wmask_name = "bank_wmask_{}".format(row)
bank_wmask_name = "bank_wmask{0}_{1}".format(port, row)
self.copy_layout_pin(self.port_data_inst[port], wmask_name, bank_wmask_name)
def channel_route_bitlines(self, inst1, inst2, num_bits,
inst1_bl_name="bl_{}", inst1_br_name="br_{}",