luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity

fixed decode lvs

Browse Source
This commit is contained in:
Jacob Walker
2023-03-30 11:30:50 -07:00
parent 16df8e0e43
commit 81bf2d7ae7
4 changed files with 19 additions and 17 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/rom_precharge_array.py
+3 -2
View File
@@ -90,8 +90,9 @@ class rom_precharge_array(design):
def add_pins(self):
for col in range(self.cols):
self.add_pin("pre_bl{0}_out".format(col), "OUTPUT")
self.add_pin("vdd", "POWER")
self.add_pin("gate", "INPUT")
self.add_pin("vdd", "POWER")
def create_instances(self):
self.array_insts = []
@@ -164,7 +165,7 @@ class rom_precharge_array(design):
# self.vdd = self.add_layout_pin_segment_center("vdd", self.supply_layer, start, end)
# vdd = [self.pmos_insts[i].get_pin("vdd") for i in range(self.cols)]routeroute_horizon_horizon
self.route_horizontal_pins("vdd", insts=self.pmos_insts)
self.route_horizontal_pins("vdd", insts=self.pmos_insts, layer=self.strap_layer)