luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 01:48:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

fix typo in wordline var

Browse Source
This commit is contained in:
samuelkcrow
2023-02-06 20:01:49 -08:00
parent c256a5eb44
commit 796b1913cf
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/local_bitcell_array.py
+1 -1
View File
@@ -85,7 +85,7 @@ class local_bitcell_array(bitcell_base_array):
self.array_wordline_inputs = []
self.wordline_names = self.bitcell_array.bitcell_wordline_names
self.all_wordline_names = self.bitcell_array.bitcell_all_wordline_names
self.all_wordline_names = self.bitcell_array.all_bitcell_wordline_names
self.bitline_names = self.bitcell_array.bitcell_bitline_names
self.all_bitline_names = self.bitcell_array.all_bitcell_bitline_names