luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-06 09:18:34 +02:00
Code Issues Packages Projects Releases Wiki Activity

Add empty build_graph() for dummy bitcells

Browse Source
This commit is contained in:
Eren Dogan
2022-12-02 12:14:40 -08:00
parent 96e57507bf
commit 7396899769
2 changed files with 6 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/dummy_bitcell_1port.py
+3
View File
@@ -21,3 +21,6 @@ class dummy_bitcell_1port(bitcell_base):
super().__init__(name, prop=props.bitcell_1port)
debug.info(2, "Create dummy bitcell")
def build_graph(self, graph, inst_name, port_nets):
""" Adds edges based on inputs/outputs. Overrides base class function. """
pass
compiler/modules/dummy_bitcell_2port.py
+3
View File
@@ -21,3 +21,6 @@ class dummy_bitcell_2port(bitcell_base):
super().__init__(name, prop=props.bitcell_2port)
debug.info(2, "Create dummy bitcell 2 port object")
def build_graph(self, graph, inst_name, port_nets):
""" Adds edges based on inputs/outputs. Overrides base class function. """
pass