luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

copy vertical bus spacing from control_logic.py

Browse Source
This commit is contained in:
samuelkcrow
2022-07-21 19:35:02 -07:00
parent 2611468dd7
commit 73021be8eb
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/control_logic_delay.py
+2 -1
View File
@@ -315,7 +315,8 @@ class control_logic_delay(design.design):
self.place_dffs()
# All of the control logic is placed to the right of the DFFs and bus
self.control_x_offset = self.ctrl_dff_array.width + self.internal_bus_width
# as well as the power supply stripe
self.control_x_offset = self.ctrl_dff_array.width + self.internal_bus_width + self.m4_pitch
row = 0
# Add the logic on the right of the bus