luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

remove remaining cs_buf functions

This commit is contained in:
samuelkcrow 2022-06-21 21:15:46 -07:00
parent 67c1560df0
commit 71f241f660
1 changed files with 0 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
compiler/modules/control_logic_delay.py
View File

@ -453,12 +453,6 @@ class control_logic_delay(design.design):
mod=self.clk_buf_driver) mod=self.clk_buf_driver)
self.connect_inst(["clk", "clk_buf", "vdd", "gnd"]) self.connect_inst(["clk", "clk_buf", "vdd", "gnd"])
def create_cs_buf_row(self): # TODO: place and route
""" Create the multistage and gated chip select buffer """
self.cs_buf_inst = self.add_inst(name="csbuf",
mod=self.clk_buf_driver)
self.connect_inst(["cs", "cs_buf", "vdd", "gnd"])
def place_clk_buf_row(self, row): def place_clk_buf_row(self, row):
x_offset = self.control_x_offset x_offset = self.control_x_offset