mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-04 00:40:09 +02:00
Blackbox option for DRC waivers
This commit is contained in:
@@ -86,8 +86,6 @@ class options(optparse.Values):
|
||||
check_lvsdrc = False
|
||||
# This determines whether LVS and DRC is checked for every submodule.
|
||||
inline_lvsdrc = False
|
||||
# Treat the bitcell as a black box (no DRC, LVS, or extraction)
|
||||
blackbox_bitcell = False
|
||||
# Remove noncritical memory cells for characterization speed-up
|
||||
trim_netlist = False
|
||||
# Run with extracted parasitics
|
||||
|
||||
@@ -42,6 +42,11 @@ def setup_files():
|
||||
files = os.listdir(gds_dir)
|
||||
nametest = re.compile("\.gds$", re.IGNORECASE)
|
||||
gds_files = list(filter(nametest.search, files))
|
||||
import tech
|
||||
if tech.blackbox_bitcell:
|
||||
# Ignore DRC of all bitcells
|
||||
nametest = re.compile("cell", re.IGNORECASE)
|
||||
gds_files = list(filter(lambda v: not nametest.search(v), gds_files))
|
||||
return (gds_dir, gds_files)
|
||||
|
||||
|
||||
|
||||
Reference in New Issue
Block a user