mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-01 10:39:35 +02:00
Add wells to driver stages. Remove unnecessary height/center in control logic.
This commit is contained in:
@@ -338,8 +338,6 @@ class control_logic(design.design):
|
||||
row += 1
|
||||
if (self.port_type == "rw") or (self.port_type == "w"):
|
||||
self.place_wen_row(row)
|
||||
height = self.w_en_gate_inst.uy()
|
||||
control_center_y = self.w_en_gate_inst.uy()
|
||||
row += 1
|
||||
self.place_pen_row(row)
|
||||
row += 1
|
||||
|
||||
Reference in New Issue
Block a user