luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-02 21:18:50 +02:00
Code Issues Packages Projects Releases Wiki Activity

update magic for multiport

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2020-01-28 02:32:34 +00:00
parent 30604fb093
commit 6e070925b6
3 changed files with 6 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/verify/magic.py
+1
View File
@@ -420,6 +420,7 @@ def correct_port(name, output_file_name, ref_file_name):
bitcell_list += "bitcell_Q_b{0}_r{1}_c{2} ".format(bank, row, col)
bitcell_list += "bitcell_Q_bar_b{0}_r{1}_c{2} ".format(bank, row, col)
for col in range(OPTS.word_size):
for port in range(OPTS.num_r_ports + OPTS.num_w_ports + OPTS.num_rw_ports):
bitcell_list += "bl{0}_{2} ".format(bank, row, col)
bitcell_list += "br{0}_{2} ".format(bank, row, col)
bitcell_list += "\n"